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Abstract
The demand for low-dissipation nanoscale memory devices is as strong as ever. As
Moore’s Law is staggering, and the demand for a low-power-consuming supercomputer is
high, the goal of making information processing circuits out of superconductors is one of
the central goals of modern technology and physics. So far, digital superconducting circuits
could not demonstrate their immense potential. One important reason for this is that a dense
superconducting memory technology is not yet available. Miniaturization of traditional su-
perconducting quantum interference devices is difficult below a few micrometers because
their operation relies on the geometric inductance of the superconducting loop. Magnetic
memories do allow nanometer-scale miniaturization, but they are not purely superconduct-
ing [1]. Our approach is to make nanometer scale memory cells based on the kinetic in-
ductance (and not geometric inductance) of superconducting nanowire loops, which have
already shown many fascinating properties [2, 3]. This allows much smaller devices and
naturally eliminates magnetic-field cross-talk. We demonstrate that the vorticity, i.e., the
winding number of the order parameter, of a closed superconducting loop can be used for
realizing a nanoscale nonvolatile memory device. We demonstrate how to alter the vortic-
ity in a controlled fashion by applying calibrated current pulses. A reliable read-out of the
memory is also demonstrated. We present arguments that such memory can be developed
to operate without energy dissipation.
Power management and cooling demands of high performance processors have become one
of the main obstacles to further progress of the computing devices. Thus development of the
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superconductor-based cryogenic computers which appear particularly suitable for overcoming
these problems attracts much attention [4]. Nanoscale low-dissipation memory that could be
integrated naturally with superconducting circuits remains one of the most essential elements
that still needs to be demonstrated. Typical ”single-flux quanta” (SFQ) digital superconductor
devices are based on manipulation of individual quanta of magnetic flux in circuits composed
of Josephson junctions and inductive loops [5], and recently made much progress towards the
large-scale practical logic circuits – see, e.g. [6, 7, 8, 9]. However, direct applications of
the SFQ principles to memory devices (see, e.g., [10, 11]) remain not quite competitive with
other approaches because of the relatively large size, in the micrometer range, of the memory
cells, determined by both the size of the Josephson junctions and geometric inductances. This
motivates a search for hybrid memory based either on direct incorporation of semiconducting
memory elements into superconductor circuits [12] or on the development of Josephson junc-
tions with ferromagnetic barriers – see, e.g., [1, 13, 14, 15, 16]. While promising in several
respects, hybrid structures face many problems related to conversion between different forms
of information representation and fabrication difficulties, and still did not reach the level of
completely satisfactory practical circuits. The goal of this work is to suggest and demonstrate
the main operating principles of all-superconducting memory cells which can be scaled down in
size into the range of few tens of nanometers, and which do not suffer from the aforementioned
problems. The memory is based on the loops made of superconducting nanowires [3], in which
information is encoded in the different vorticity states supported by the nanowire loops as long
as the loop size exceeds several coherence lengths of the superconductor.
Transport properties of superconducting nanowires are defined by the combination of large
kinetic inductance originating from the kinetic energy of the supercurrent flow, and Little’s
phase slips: abrupt jumps of the phase difference on the wire by ±2pi which are induced by
the fluctuation-driven local suppression of the superconducting order parameter – see, e.g.,
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[17, 18, 19] for review. These two factors produce effects that qualitatively mimic the basic
characteristic features of the typical SFQ circuits with larger dimensions, e.g., they make the
switching dynamics of the nanoloops similar to those of traditional superconducting quantum
interference devices (SQUIDs) based on Josephson junctions. Recently, the main attention in
studies of nanowire transport properties has been focused on the quantum [20] and Coulomb
blockade effects [21], which includes the quantum decay of the supercurrent [22, 23, 24, 25],
macroscopic quantum coherence of the magnetic flux [26], and transport of individual Cooper
pairs [27, 28, 29, 30]. Besides fundamental novelty, the interest attracted by these effects is
motivated also by potential applications, in particular to quantum computing [31] and metrology
[32], where nanowires hold promise of improved quantum standard of electric current with
potentially larger output currents than possible with systems based on tunnel junctions [33].
While applications of superconducting nanowires to quantum computing still need to over-
come the uncertainty related to the role and magnitude of dissipation in the dynamics of quan-
tum phase slips, the classical switching dynamics of the nanowire loops studied in this work
offer significant, and up to now not fully explored, advantages for classical superconductor-
based computing. As explicitly demonstrated below, the nanowire SQUIDs encoding informa-
tion in the vorticity states have characteristics that make them promising memory elements.
We show that the memory (vorticity) states can be manipulated in a controllable fashion. The
memory state is written by applying an oscillating current of an appropriate magnitude, at a
specified magnetic field. The current and the field are chosen such that only one unique vortic-
ity value remains stable at the peak of the current. The vorticity of the loop remains stable over
macroscopically-long time scales, thus offering a nonvolatile nanoscale memory. The state of
the memory, i.e., the vorticity of the loop, is read by measuring the critical current. The critical
current is vorticity-dependent because the vorticity quantum number defines the value of the
persistent supercurrent in the loop. The vorticity can also be measured using microwave tech-
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niques [25], since the winding number has an impact on the kinetic inductance of the device.
We also suggest a quantitative model of the energy properties of these SQUIDs which support
their potential for operation as dissipation-free memory cells.
Specifically, we performed experiments on two nanowire SQUIDs made of Mo75Ge25 su-
perconductor. The alloy is amorphous, so the nanowires are free of grain boundaries and thus
homogeneous. Device 7715s1 was made using molecular templating. This procedure has been
described previously [34, 18]. The wires and electrodes of Device 82915s2 were patterned by
electron-beam lithography. To create narrow features, we implemented the technique described
in reference [35]. High-dosage exposure is used to crosslink the PMMA over the desired pattern
of Mo75Ge25. Next, photolithography is used to create contact pads connected to the electrodes,
and the unprotected Mo75Ge25 is removed by etching with CF4. Both devices consist of two
wires (the wires are geometrically different) which connect in parallel to two electrodes, form-
ing a superconducting loop. Device 7715s1 (Fig. 1a) has one wire that is 42 nm wide and 140
nm in length, and one wire 26 nm wide and 158 nm in length. The wires are separated by 2.5
µm. For Device 82915s2 (Fig. 1b), the width of the strip leading to the loop is 210 nm, and
the hole in the middle of the loop is 105 nm in width and 145 nm in length. In patterning De-
vice 82915s2, an asymmetry was created by varying the distance between the electrodes. The
wires were patterned to be 200 nm and 150 nm in length by programming the electron beam to
make a single pass along a straight line for each wire. The dose on the straight line pass was
90 nC cm−1. However, due to the electron beam lithography proximity effect, the wires range
in widths from 30 nm to 40 nm and the lengths are shorter than the nominal lengths. Device
82915s2 was purposefully fabricated to be asymmetric so that it can operated as a memory
at a constant value of magnetic field, as will be shown. Note that the coherence length ξ of
Mo75Ge25 is known to be on the order of 10 nm although some estimates show that it might be
as large as 20 nm in nanowires [36] due to the expected width dependence.
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The experimental setup has been described in detail previously [18, 34]. Measurements are
performed in a He-3 setup with pi-filters installed at the top of the cryostat and copper-powder
filters and silver paste microwave radiation filters, both at the base temperature of 300 mK. A
current is applied through the device (also at 300 mK) and the voltage difference between the
electrodes to which the wires are linked is measured.
Both tested devices show well defined critical currents IC at temperatures sufficiently below
their critical temperatures. The critical currents measured at 300 mK are given in Table I. As the
bias current is increased from zero, the voltage across the device is initially zero, but it suddenly
jumps from zero to a large non-zero value, indicating that the device has become normal. The
current at which this transition takes place is recorded as the switching current ISW (Fig. 2).
Here we neglect the small differences which might exist between the switching current and the
true critical current and assume IC = ISW . In these devices the voltage-current (V-I) curves
show a hysteresis because the critical current is significantly larger than the retrapping current,
i.e., the current at which the device goes back to the superconducting state as the bias is reduced.
In Figure 2a we plot the switching current of Device 7715s1 as a function of magnetic field.
Measurements of the switching current were taken at a sweep frequency of 1.1 Hz. The negative
switching currents in this figure are inverted. Black circles show the positive switching current
values ISW (+), while red points are the magnitude of the negative switching current ISW (-).
Many characteristics of the system can be understood assuming that the current-phase rela-
tion is linear. This is a reasonable assumption at temperatures much lower than TC [37]. Fitting
parameters with this assumption are the critical current ICj of each wire, j = 1, 2, i.e. the max-
imum supercurrent that nanowire can support, and the critical phases φCj across the wires that
correspond to these currents. They are presented in Table 1, while the fits are shown as solid
lines in Figure 2. We use this one-dimensional model to describe our nanowires because we see
no evidence of the hysteresis that would be caused by a vortex getting trapped inside one of the
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wires. This is consistent with the theoretical expectation that vortices cannot be stable in a thin
wire if its width is less than 4.4ξ [38]. But even if a wire is somewhat wider than this limit,
stabilizing a vortex in it would require a field much larger than we ever apply, due to the small
area of the nanowire.
Although vortices cannot sit on the nanowires, they can move across a nanowire and enter
the loop. Such events constitute phase-slips. The total number of vortices which enter the loop
minus the total number which exit the loop represents the main quantum number of the loop,
i.e., its vorticity nv or the winding number of the order parameter. In other words, the vorticity
is the number of vortices which are trapped in the nanowire SQUID loop. This number also
equals the phase accumulated around the loop divided by 2pi.
Many vorticity states of the nanowire SQUID are metastable at the same applied magnetic
field. This is due to the fact that the nanowires achieve critical phase differences considerably
larger than 2pi – see Table 1. We therefore introduce the optimal vorticity nopt of the system
defined as the vorticity state with the largest critical current, denoted IC(nopt) at a given value
of magnetic field. For the purposes of this work, it is important to reiterate two facts about the
optimal vorticity state. First, the optimal vorticity for positive currents and negative currents is
not necessarily equal. Second, in the unique vorticity diamond (UVD), (at the largest currents
at which the sample is still superconducting [34]), only the optimal vorticity state is stable. The
unique vorticity diamond of state nv = 0 at positive currents is shown as a gray shaded region
for both devices in Figure 2.
We demonstrate operation of our devices as memory elements using the vorticity as the
information-carrying quantum number. To write a state, we repeatedly drive the system between
the UVD of the desired vorticity state and zero current, ensuring that the system never leaves
the region in which the desired vorticity is stable (i.e., it should stay within the corresponding
Little-Parks diamond) one of which is shown by blue lines in Fig. 2b [34].
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To read the state, we apply a pulse of current with a maximum greater than the maximum
switching current among all possible nv values, and measure the current at which the system
switches to the normal state. The vorticity associated with the switching current branch on
which the switching event takes place tells us the vorticity state of the system and therefore the
memory state. We determine the vorticity associated with each branch based on the nanowire
loop model of Ref. [34]. We read the state at a magnetic field where the switching currents
corresponding to the two possible written states are the optimal and next largest switching
currents. We select a field where these two switching currents are similar but distinct. This
increases the likelihood that a phase-slip on the non-optimal vorticity branch will be detected
as a switching to the normal state. A phase-slip is an event by which the vorticity of the loop
changes by one [34, 18]. The switching happens because a single phase slip releases enough
heat to suppress the critical current below the applied current.
To operate Device 7715s1, a sinusoidal ac current is applied at one of two magnetic fields
to write either state nv = -1 or nv = 0. In Fig. 2a the triangle and circle indicate the magnetic
fields and the magnitudes of the sinusoidal current used to write the two states. State nv = -1
is written at the lower field (triangle) of -0.32 G, and state nv = 0 is written at the higher field
(circle) of -0.12 G. In both cases the amplitude of the sinusoidal bias current is set to 43.5 µA.
At -0.12 G, which is the field applied to write state nv = 0, state nv = 0 is stable at both -43.5
µA and +43.5 µA current. However, while state nv = -1 is stable at -43.5 µA, it is not stable
at +43.5 µA current. Such asymmetry with respect to the polarity of the bias current originates
from the asymmetry of the nanowire SQUID, namely from the fact that the nanowires have
a somewhat different critical phase. In fact, state nv = 0 is the only vorticity state which is
stable at all currents between -43.5 µA and +43.5 µA at -0.12 G. Therefore, over many current
oscillations, the system is expected to enter and remain in state nv = 0. Similarly, at -0.32 G,
the system has to enter and remain in state nv = -1. The current through the device oscillates
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with a frequency of 101 Hz as the state is written, and writing is performed over two seconds,
resulting of approximately 200 writing cycles. (We envision that high frequency microwave
pulse will be used in the future generations of memory devices.) To read the state, current is
swept from zero to 50 µA at the read-field B = -0.24 G and the switching current is measured. A
switching event on the maximum switching current branch is interpreted as nv = 0 state reading;
a switching event at the second highest switching current branch was read as state nv = -1. This
reading process appears 100% reliable, thus the switching always happens at a lower critical
current if the vorticity is not the optimal one. In other words, the vorticity cannot adjust itself
(without causing a switching to the normal state) to allow a higher critical current in our readout
algorithm.
The resulting distributions are shown in Figure 3a. Two distinct distributions of switching
currents are found to depend on the written vorticity state. As expected, the higher switching
current events are observed in measurements after the system has been written in state nv = 0
and the lower current events are detected in measurements after the system has been written in
state nv = -1. This experiment achieved perfect fidelity, and demonstrates the potential of an
asymmetric nanowire SQUID as a memory device.
We operate Device 82915s2 at a constant magnetic field of 424 G (Fig. 2b). To write state
nv = 0, the current is alternated between 0 and 29 µA fifteen times. To write state nv = 1, the
current is alternated between 0 and -28 µA fifteen times. The ends of these paths are marked
by triangles and circles in Fig. 2b. Note that the circle at positive currents specifies a point that
lies within the UVD of state nv = 0 at positive currents, i.e. IC(nv = 1) < Iwrite < IC(nv = 0)
where Iwrite is the largest value of the current applied to write state nv = 0. Similarly, the largest
magnitude current applied to write state nv = 1 lies within the UVD of state nv = 1 at negative
currents. The asymmetry of the device allows us to find a magnetic field where the positive-
bias-current and negative-bias-current optimal vorticity states differ by one. The state is read
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by applying a pulse of positive current from zero to 35 µA. At B = 424 G, the positive critical
currents for states nv = 0 and nv = 1 are distinguishable, about 1 µA apart. This procedure
achieved fidelities of 89 % for state nv = 1 and 98 % for state nv = 0 (Fig. 3b) which could
be further improved by an optimization of the writing point position. Note that the noticeable
difference in the periods of Device 82915s2 and 7715s1 is due to the large difference in loop
size as well as the large difference in the electrode width [3].
We then test the stability of the superconducting state in Device 7715s1 over time by adding
a delay between writing the state and reading the state. After writing state nv = 0 or nv = -1, the
current is reduced to zero and the field is set to its read-value. Then the system waits a given
amount of time before being read. We do not find any single unintended flip of the written state
(Fig. 4). The total duration of the test was more than 2 hours. Thus the rate of phase-slips,
both thermal and quantum, in these nanowires at zero bias is less than 1.4 x 10−4 s−1. Probably
it is even many orders lower since we see from previous works that the rate of phase slips is
exponentially low at low bias current. This result is in agreement with the previous finding that
quantum phase slips do not occur in Mo75Ge25 nanowires if the bias current is much lower than
the critical current and if the wire normal resistance is less than the resistance quantum (6.5 kΩ)
[39].
A good memory element needs to satisfy several conditions. It has to be possible to set
the device in a desired state and read out this state, with the number of such accessible and
distinguishable states being at least two. The devices have to be small, and the reading and
writing of the states has to occur on a short time scale, while the states have to be stable over
macroscopically-long time, ideally without external power applied. It has to be possible to
integrate the devices into large-scale circuits, in which they do not interfere with each other.
Scaling of these circuits to a larger number of elements would be simplified considerably if
the power dissipation during the reading and writing steps is negligible. In this work, we have
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addressed many of these requirements. We have shown that we can read and write two distinct
memory states and that the memory is stable over long periods of time. Our studies of Device
82915s2 also show that memory functions can be performed on a sub-micron scale device. The
small geometric inductance of Device 82915s2 (which we estimate to be on the order of 0.1 -
1 pH) is insufficient to produce metastable vorticity states [37]. However, since the states of
the nanowire loop, including the multiple metastable vorticity values, are defined mostly by
the kinetic inductance of the nanowires, which in our devices is on the order of 100 pH, the
dimensions of the loop can be reduced [40], in contrast to memory devices based on common
SQUIDs composed of Josephson junctions. [14]. Since the kinetic inductance increases with
decreasing cross-sectional dimensions of the wire, nanowire SQUIDs as memory elements can
still be reduced further into the size range of tens of nanometers. The aspects of the nanoloop
memory not addressed in this work, measurements of the switching time, and study of the
larger arrays of the nanowire SQUIDs can be addressed in further work, and should not create
obstacles for development of the nanoscale superconducting memory elements. Due to the
simplicity in our electron-beam lithography pattern, we believe that superconducting memories
composed of nanowire loops should be readily scalable for dense operation, although we have
not studied yield or scalability directly. To operate at 4 K, we suggest using a material with high
enough critical temperatures TC such that the critical currents of non-optimal vorticity states are
measurable at this temperature. Such materials might be, for example, NbTi (TC = 9 K), NbTiN
(TC = 13 K), or MoSi (TC = 7 K), which we plan to test in the future. The required high speed
of operations should be possible since the attempt frequency is ∼ 100 GHz in such nanowires.
As the last section, we discuss the power dissipated in the reading and writing steps of the
nanoloop memory by considering the energy of the nanowire loop. In the linear approximation
used to describe the current-phase relation of the loop wires, the energy U of the nanoloop is
the sum of the internal ”kinetic” energy of the loop, and the energy of interaction with the bias
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current I . Using this fact, one can derive the following expression for U :
U =
(Φ0/2pi)
2
2
[
φ21
l1
+
φ22
l2
]− Φ0I
l1 + l2
[n1l2 + n2l1] , (1)
where Φ0 is the magnetic flux quantum, lj is the kinetic inductance of nanowire j, φj is the phase
difference of the superconducting order parameter between the two ends of the wire, and nj is
the total number of the phase slip tunneling events which have occured in it. An interesting as-
pect of this expression is that it represents the exact magnetic dual of the electrostatic Coulomb
energy of the single-electron transistor [41]. This implies, for example, that the phase-slip tun-
neling events can be manipulated in the same way as the tunneling of individual electrons in the
single-electron structures.
The inductances lj in the energy U given by Eq. 1 are related to the critical currents by
ICj = φCjΦ0/(2pilj), and from the values in Table 1, are estimated to be on the order of 100
pH. Since the geometric inductances of our wires are at least two orders of magnitude smaller
than this, we see that the loop inductance is dominated by the kinetic contribution from the
supercurrent flow. The distribution of the bias current into the two wires, I = I1 + I2 is
determined by these inductances, Ij = Ilj′/(l1 + l2), where j′ 6= j. The magnetic field B
creates the difference φB between the phases φj in addition to the difference associated with the
vorticity state n = n2 − n1 of the loop, φ1 − φ2 = 2pin − φB. Note that the Meissner phase
bias φB is related to the applied field by φB = 2piB/∆B where B is the magnetic field and ∆B
is the period [3]. Using these relations to determine the phases φj , we can find the change in
energy (1) in a phase-slip tunneling event in the first, n1 → n1± 1, or the second, n2 → n2± 1,
wire. The energy change vanishes when the loop bias satisfies the conditions
φ
(1)
B =
2piIl2
Φ0
+ 2pi(n∓ 1
2
) , φ
(2)
B = −
2piIl1
Φ0
+ 2pi(n± 1
2
) , (2)
in the first and the second wire, respectively. If the phase-slip transitions are manipulated in
the vicinity of the bias conditions satisfying these relations, similarly to what can be done with
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individual electrons [42], the phase slips will not dissipate energy. In this way, one can create
low-dissipation memory cells out of the nanowire SQUIDs.
In summary, we have demonstrated that small superconducting nanowire loops (much smaller
than 1 µm) can be used as superconducting memory elements, which reliably store information
without any power supplied. Information is encoded in the vorticity of the system, which is
multivalued due to the significant kinetic inductance of the nanowires. We were able to read
and write the states using current pulses and magnetic field. At this time memory read and write
operations take time on a scale of a second. In the future we plan to operate the memory using
microwave pulses to bring the time scale to a fraction of a nanosecond. Note that microwave
readout of the vorticity of nanowire loops has been shown in Ref. [25] We have also proposed
a strategy of reducing energy dissipation in memory operation to a near-zero value.
We thank M. Manheimer and J. Ku for helpful discussions. This work was supported by the
National Science Foundation under the Grant No. ECCS-1408558.
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Device RN (Ω) TC,wires (K) TC,film (K) IC1 (µA) IC2 (µA) φC1 (rad) φC2 (rad)
7715s1 320 5.5 6.1 16.9 31.1 23.6 21.1
82915s2 230 5.0 5.5 12.3 19.4 13.7 15.9
Table 1: Device Properties and Fitting Parameters. RN is the normal resistance of the nanowire
loop. TC,wires is the superconducting transition temperature of the nanowires, defined empir-
ically as the midpoint of the transition. TC,film is the superconducting transition temperature
of the electrodes and contact pads. IC1 and IC2 are the critical currents of the two nanowires
forming the superconducting loop, and φC1 and φC2 are the critical phases of the nanowires
forming the loop. The critical currents and phases are found by performing best fits to the data.
Figure 1: a) An SEM image of Device 7715s1. Two carbon nanotube templated Mo75Ge25
wires lay across a roughly 150 nm wide trench, 2.5 µm apart. The two wires have similar
dimensions, but are not identical. b) An SEM image of Device 82915s2. The Mo75Ge25 (dark)
is patterned into two geometrically different nanowires sitting 150 nm apart. The right wire is
made shorter.
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Figure 2: Memory Operation. a) Device 7715s1. Black and red dots represent, respectively,
positive ISW (+) and negative ISW (-) switching currents, the latter inverted in the plot. Theoreti-
cal fits [34] to the boundaries of vorticity states nv = 0 and nv = -1 are shown by lines. To write
state nv = -1, we apply a sinusoidal current sweep with an amplitude of 43.5 µA and at a field
B = -0.32 G (triangle). To write state nv = 0, we apply a sinusoidal ac current sweep with an
amplitude of 43.5 µA and at a field B = -0.12 G (open circle). To read the state we apply a pos-
itive current sweep at B = -0.24 G (purple square) exceeding the maximum switching current.
The state of the system is determined by the branch at which the system switches to the normal
state. b) Device 82915s2. Black dots represent ISW (+) and red dots represent ISW (-). The blue
curve shows a theoretical fit [34] of the critical current to state nv = 0. Writing and reading are
performed at a constant field of 424 G. The vorticities of the UVD for states nv = 0 and nv = 1
are labeled on the plot. We either write state nv = 0 by oscillating the current between zero and
the UVD for state nv = 0 at positive currents (pink circle), or we write state nv = 1 by oscillating
the current between zero and the UVD for state nv = 1 at negative currents (purple triangle).
Reading is performed by sweeping the current from zero to 35 µA (green square). In the inset
we zoom in on the current and field at which state nv = 0 is written.
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Figure 3: Readout Distributions. a) The readout distributions measured after writing Device
7715s1 in state nv = 0 (black) and state nv = -1 (red) exhibit perfect fidelity after 1,000 measure-
ments. b) The readout distributions read after writing Device 82915s2 in state nv = 0 (black)
and state nv = 1 (red) exhibit fidelities of 98 % and 89 % respectively after 1,000 measurements.
Each distribution is binned and normalized by the total number of events.
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Figure 4: Memory stability of Device 7715s1. A delay is added between writing and reading
the state. Both states nv = 0 and nv = -1 retain their vorticity up to ten minutes after they are
written, for many cycles. The total test time was more than 2 hours and no single memory-state
unintended flipping occurred. This shows also that there is no noise level in the setup which
would cause unintended phase slips.
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